



(43) International Publication Date
18 December 2003 (18.12.2003)

PCT

(10) International Publication Number
WO 2003/105223 A3

- (51) **International Patent Classification⁷:** **H01L 23/31,**
23/495

(21) **International Application Number:**
PCT/TB2003/002094

(22) **International Filing Date:** 4 June 2003 (04.06.2003)

(25) **Filing Language:** English

(26) **Publication Language:** English

(30) **Priority Data:**
02012603.3 6 June 2002 (06.06.2002) EP

(71) **Applicant (for DE only):** **PHILIPS INTELLECTUAL
PROPERTY & STANDARDS GMBH** [DE/DE]; Stein-
damm 94, 20099 Hamburg (DE).

(71) **Applicant (for all designated States except DE, US):**
KONINKLIJKE PHILIPS ELECTRONICS N.V.
[NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven
(NL).

(72) **Inventors; and**

(75) **Inventors/Applicants (for US only):** **ROHRMOSER,**
Bernd [DE/DE]; Philips Intellectual Property & Standards
GmbH, Weissshausstr. 2, 52066 Aachen (DE). **WEISS,**
Thomas [DE/DE]; Philips Intellectual Property & Stan-
dards GmbH, Weissshausstr. 2, 52066 Aachen (DE).


(74) **Agent:** **VOLMER, Georg;** Philips Intellectual Property &
Standards GmbH, Weissshausstr. 2, 52066 Aachen (DE).

(81) **Designated States (national):** AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD,
SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US,
UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (regional):** ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SI, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: QUAD FLAT NON-LEADED PACKAGE COMPRISING A SEMICONDUCTOR DEVICE



(57) Abstract: A semiconductor package is proposed. The semiconductor package includes a discrete semiconductor chip on a die pad, a plurality of bond pads situated next to the chip and formed with a plurality of connecting mechanisms and an encapsulant for encapsulating the chip and the pads. In a preferred embodiment the die pad and/or the bond pads comprise means for vertically and laterally interlocking the pads to the encapsulant. The interlocking means of the bond pads and the die pad significantly enhance the bonding strength between the pads and the encapsulant for preventing delamination or cracking, so that quality and reliability of the quad flat non-leaded semiconductor package comprising a discrete can be assured.

WO 2003/105223 A3